Specific features of high-voltage MOSFETs and their modeling are summarized based on HiSIM-HV, which has been developed on the basis of HiSIM (Hiroshimauniversity STARC IGFET Model) for bulk MOSFETs A consistent potential description across MOSFET channel and high resistive drift region is the characteristic feature of the HiSIM models. The HiSIM-HV model covers symmetric and asymmetric device types up to several 100V switching capability with reproduction of accurate scaling properties of the devices.
Introduction
High-voltage MOSFETs are used in many automotive and mobile applications for high voltage switching. The wide range of the operation conditions from a few volts to several hundred volts is realized with a low impurity concentration region, called the drift region. Two major high-voltage (HV) MOSFET types can be distinguished as shown in Fig. 1 . The first type is a laterally-diffused asymmetric structure called LDMOS, and the second type is a symmetric structure with drift regions for highvoltage capability at both source and drain [1] .
It has been observed that the capacitance of any LDMOS devices shows anomalous characteristics as a function of applied voltages, which has to be modeled accurately for correct prediction of switching performances. Requirements for the drift-region optimization are very high due to its strong influence on LDMOS characteristics. In this paper the compact HV-MOSFET model HiSIM-HV is reported, which was recently selected by the Compact Model Council (CMC) as the industry-standard high-voltage MOSFET model [2] . With HiSIM-HV it is verified, how the anomalous behavior of the LDMOS capacitacnes are related to device structures and other device performances such as transconductance g m characteristics.
Modeling of HV-MOFETs
An important feature of the core model HiSIM2 is shown schmatically in Fig. 2 [3, 4] . The Poisson equation is solved at souce side and drain side separately with the quasi-Fermi potential, thus providing the complete potential distribution along the channel down to drain. This is extended to the case with high resistive drain region (see Fig. 3 ). The potential drop ∆V is calculated as the IR drop with drain current I ds and the resistance in the drift region R drift as
where R drift is a function of device parameters in the drift region as well as of applied voltages. Circuit simulators recognize the external node potentials, and the device characteristics are described as a function of internal node potentials. However, some device features are determined by both node potentials. This makes modeling relatively complicated. In addition to the above described HV-MSOFET features, the self-heating effect cannot be ignored in HV-MOSFETs. This can be modeled with a thermal RC network consisting of thermal resistacnes and capacitances.
Simulation Results
The calculated potential values at the junction, φ s (∆L) are compared in Fig. 3 with 2D-device simulation results. The anomalous potential characteristics are the origin of all observed LDMOS-MOSFET features. However, as ∆V in the source dominates, these amonalies disappear in the symmetrical HV-MOSFET. If we once have the potential distribution from the source to the drain, we can calculate all device characteristics. Fig. 4 compares the I-V characteristics with two different impurity concentrations N drift in the drift region [5] . Fig. 5 shows the gate capacitance C gg comparison for these two cases. The abrupt reduction of g m and the anomalous spike observed in C gg are both caused by the resistance effect in the drift region. Fig. 6 compares capacitance values between LDMOS structure and symmetrycal HV-MOSFET [6]. For both cases, C gg shows humps between V gs of 0 and 1V. This is the overlap capacitance contribtuion, which prevents circuits from achieveing high switching performaince. To ensure high voltage blocking capability of a HV-MOSFET, a highly resistive drift region is required. However, the high resistivity causes degradation of the device performances. This is the reason for the requirement of total optimization of HV-MISFETs. Fig. 7 verifies predictability of HiSIM-HV for device optimization of the drift region.
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